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Abstract
Use of multilevel inverters are inevitable in medium and high voltage drives. This is
due to the fact that the multilevel inverters can produce voltages in smaller steps which
will reduce the harmonic content and result in more sinusoidal voltages and currents as
compared to voltages and currents from two-level inverters. Due to the device limitations,
use of two-level inverters is not possible in medium and high voltage drive applications.
Though multiple devices can be connected both in series and parallel to achieve two-level
operation, the output voltages still suﬀer from high harmonic content. Multilevel inverters
have multiple DC voltage levels with switches that enable one of the voltage steps to be
applied to the load. Due to decrease in step size during each switching instant, output
voltages and currents of the multilevel inverters have considerably less harmonic content.
As the number of levels increase, the switching step reduces thereby the harmonic content
also reduces drastically.
Due to their advantages, multilevel inverters have gained lot of acceptance in the in-
dustry even at lower voltages. The three main conﬁgurations that have gained popularity
are the neutral point clamped converter, the ﬂying capacitor converter and the cascaded
H-bridge converter. Each converter has its own set of advantages and disadvantages.
Based on the requirements of various applications, it is possible to fabricate hybrid mul-
tilevel topologies that are combinations of the three basic topologies. Researchers around
the world have proposed several such converters for diverse applications so as to suit par-
ticular requirements like modularity, ease of control, improved reliability, fault tolerant
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capability etc. The present thesis explores multilevel converters with single DC link to
be used for motor drive and grid connected applications.
A novel ﬁve-level inverter topology formed by cascading a ﬂoating capacitor H-
bridge module to a regular three-level ﬂying capacitor inverter has been explored in
chapter 2. The three-level ﬂying capacitor inverter can generate pole voltages of 0, VDC/2
and VDC . By cascading it with another ﬂoating capacitor H-bridge of voltage magnitude
VDC/4, pole voltages of 0, VDC/4, VDC/2, 3VDC/4 and VDC . Each of these pole voltage
levels can have one or more switching combinations. However each switching combination
has a unique eﬀect on the state of the two capacitor voltages. By switching through
redundant switching combinations for the same pole voltage, the two capacitors present
in each phase can be balanced. The proposed topology also has an advantage that if one
of the devices in the H-bridge fails, the topology can still be operated as a regular three-
level ﬂying capacitor inverter that can supply full load at rated power by bypassing the
faulty H-bridge. This fault tolerant operation of the converter will enable it to be used in
applications like traction and marine drives where high reliability is needed. The proposed
converter needs a single DC link. All the required voltage levels can be generated from
the single DC link. This enables back to back grid connected operation possible where
multiple converters can interact with a single DC link.
Various pole voltage switching combination and its eﬀect on individual capacitor
has been studied. A control algorithm to balance the capacitor voltages by switching
through multiple redundancies for the same pole voltage has been developed. The pro-
posed conﬁguration has been implemented in hardware using IGBT H-bridge modules
and the control circuitry is realized using DSP and FPGA. The performance of the drive
is veriﬁed for various frequencies and modulation indices during steady state by running
a three phase induction motor at no load. The stability of the drive during transients
has been studied by accelerating the machine suddenly at no load and analyzing the per-
formance of the drive. The capacitor voltages are made to deviate from their intended
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values and the capacitor balancing algorithm has been veriﬁed for its ability to bring
the capacitor voltages back to their intended values. The experimental results have been
presented and discussed in detail in the chapter 2.
In the third chapter a common-mode voltage eliminated three-level inverter using
a single DC link has been proposed. The power schematic is similar to the one presented
in chapter 2. In this chapter the space vector polygon formed by the three phases of
the proposed topology has been presented. The common-mode voltage generated by
diﬀerent pole voltage combinations for same space vector location and the redundant
switching state combinations has been studied. The pole voltage combinations with zero
common mode voltage have been studied. The switching state redundancies for the the
pole voltage have been studied. The space vector polygon formed with the pole voltage
combinations has been analyzed. A drive is made with the proposed common-mode
voltage eliminated inverter. The performance of the drive is tested for various modulation
indices and frequencies by running a three phase squirrel cage induction motor at no load.
The transient performance is veriﬁed by accelerating the motor suddenly and checking
the common-mode voltage along with the capacitor voltages. The results have been
presented and discussed in detail in chapter 3. This converter has advantages like use of
single DC supply, ability to operate as a regular three level converter in case of failure of
one of the H-bridges.
The work presented in fourth chapter proposes a novel three phase 17-level inverter
conﬁguration which utilizes a single DC supply. The rest of voltages are generated using
three ﬂoating capacitor H-bridges. The redundant switching combinations for generating
various pole voltages and their eﬀect on the capacitors have been studied and suitable
capacitor balancing algorithm has been developed. The proposed topology has been re-
alized in hardware and the performance of the drive during steady state has been studied
by running an induction motor at various modulation indices and frequencies. The tran-
sient response of the drive has been observed by accelerating the motor suddenly under
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no load. The results have been presented in detail in chapter four. This conﬁguration
also needs a single DC link. The advantages of this conﬁguration is in case of failure
of any devices in the H-bridge, the drive can be operated at reduced number of levels
while supplying full load current. This feature helps the drive to be used in fault toler-
ant applications like marine and traction drives where reliability of the drive is of prime
importance.
All the topologies that have been presented in the previous chapters have mentioned
about the usage of the proposed genre of topologies use single DC link and hence will
enable back to back grid tied inverter connection. In the ﬁfth chapter this has has been
veriﬁed experimentally. The three phase squirrel cage induction motor is driven by using
the seventeen-level inverter drive proposed in chapter four. A ﬁve-level active front-end
is realized by the converter topology proposed in chapter two. The converter is run and
the performance of the drive is studied at various modulation indices and speeds of the
motor. Various aspects like re-generation operation, acceleration and other aspects of the
drive have been studied experimentally and the results are presented in detail.
For experimental setup, Semikron SKM75GB12T4 IGBT modules have been used
to realize the power topology. These IGBTs are driven by M56972L drivers. The con-
trol circuit is realized using TMS320F2812 DSP along with Xilinx Spartan 3 FPGA
(XC3S200) has been used. The voltages and currents are sensed using LEM LV-20P and
LA 55-P hall eﬀect based sensors.
